

MS-7364 Ver:0A

CPU:

Intel Prescott LGA775 -Mainstream CPU

System Chipset:

North Bridge : VIA P4M890

South Bridge : VIA VT8237R Plus

On Board Chipset:

LPC Super I/O -- W83627EHG

LAN(PHY) --- Realtek 8201CL

AC'97 Codec --Realtek ALC655

BIOS --SPI+LPC FLASH ROM

CLOCK Chip :

CLOCK Generator -- ICS9LPR700EGLFT

Main Memory:

DDRII * 1 +DDR I * 1

Expansion Slots:


PCI SLOT * 1

PWM:

VRM11 ST L6703 3Phase

Rear I/O:


The same as follow picture:




CHIPSET P4M890_Pro + VT8237R PLUS

TITLE	SHEET
COVER SHEET	1
BLOCK DIAGRAM	2
PWR And CLOCK Map	3
GPIO/MEMORY/PCI/HW STRPPING	4
PROCESSOR (Intel LGA775)	5 , 6 , 7
NORTH BRIDGE VIA P4M890	8 , 9 , 10 , 11
DDR II DIMM 1 & 2	12
DIMM1&2 Terminations	13
PCIE*16 SLOT	14
VGA Connector	15
Clock Generator ICS9LPR700EGLFT	16
SOUTH BRIDGE (VT8237R Plus)	17 , 18 , 19
PCI Slot 1 & 2 & 3	20
Realtek 8201CL	21
Super I/O & FAN 83627DHG	22
AC97 Realtek ALC655	23
IDE Connectors , KB/MS	24
USB Connectors	25
COM / Parallel Port	26
MS7 ACPI Controller	27
VRM11 ST L6703 3Phase	28
ATX & F_Panel & BIOS	29
PCB Components & EMI & Manual Part	30


Block Diagram



P4M890 PLATFORM CLOCK GENERATOR MAP



P4M890_CE PLATFORM POWER DELIVERY MAP



+12V : 0.1U 25V X 5
+12V_MOS: 4.7U 35V X 1
1U 16V X 2
1000U 16V X 4

VT8237R_PLUS GPIO Function Define

PIN NAME	Default Function	Function define
GPO0 (VDDS)	GPO0	4.7K ohm Pull up to VCC3_SB
GPO1(VDDS)	GPO1	4.7K ohm Pull up to VCC3_SB
GPO2/SUSA# (VDDS)	SUSA#	4.7K ohm Pull up to VCC3_SB
GPO3/SUSST#(VDDS)	SUSST#	4.7K ohm Pull up to VCC3_SB
GPO4/SUSCLK(VDDS)	SUSCLK	4.7K ohm Pull up to VCC3_SB
GPO5/CPUSTP#	CPUSTP#	4.7K ohm Pull up to VCC3
GPO6/PCISTP#	PCISTP#	4.7K ohm Pull up to VCC3
GPO7/GNT5	GPO7	8.2K ohm Pull up to VCC3
GPO8/GPI8/VGATE	GPO8	2.7K ohm Pull up to VCC3
GPO9/UDPWREN	UDPWREN	NC
GPO10/GPI10/PICD0	GPO10	1K ohm Pull up to VCC3
GPO11/GPI11/PICD1	GPO11	1K ohm Pull up to VCC3
GPO12/GPI12/INTE#	GPO12	8.2K ohm Pull up to VCC3
GPO13/GPI13/INTF#	GPO13	8.2K ohm Pull up to VCC3
GPO14/GPI14/INTG#	GPO14	8.2K ohm Pull up to VCC3
GPO15/GPI15/INTH#	GPO15	8.2K ohm Pull up to VCC3
GPO20/GPI20 /ACSDIN2/PSC0#	GPI20/ACSDIN2	4.7K ohm Pull down
GPO21/GPI21/ACSDIN3 /PCS1#/SLPBTN#	GPI21/ACSDIN3	4.7K ohm Pull down
GPO22/GPI22/GHI#	GPI22	4.7K ohm Pull up to VCC3
GPO23/GPI23/DPSLP	GPI23	4.7K ohm Pull up to VCC3
GPO24/GPI24 /GPIOA	GPIOA	2.2K ohm Pull up to VCC3 SEL Vlink Manual mode
GPO25/GPI25 /GPIOB	GPIOB	2.2K ohm Pull down SEL IOQ Depth=8 Level
GPO26/GPI26/SMBDT2 (VDDS)	SMBDT2	2.7K ohm Pull up to VCC3_SB
GPO27/GPI27/SMBCK2 (VDDS)	SMBCK2	2.7K ohm Pull up to VCC3_SB
GPO28/GPI28/VIDSEL	GPO28 /VIDSEL	SATA_LED
GPO29/GPI29/VRDCLP	GPO29 /VRDCLP	4.7K ohm Pull down
GPO30/GPI30 /GPIOC	GPIOC	2.2K ohm Pull up to VCC3 SEL Host Clock=Auto mode
GPO31/GPI31 /GPIOD	GPIOD	2.2K ohm Pull down SEL GTL pull up=Enable

PIN NAME	Default Function	Function define
GPI0 (VBAT)	GPI0	1M ohm Pull up to VBAT
GPI1 (VSUS3)	GPI1	ATADET0=>Detect IDE1 ATA100/66
GPI2/EXTSMI# (VSUS3)	EXTSMI#	4.7K ohm Pull up to VCC3_SB
GPI3/RING# (VSUS3)	RING#	RING# 4.7K ohm Pull up to VCC3_SB
GPI4/LID# (VSUS3)	LID#	ATADET1=>Detect IDE2 ATA100/66
GPI5/BATLOW# (VDDS)	BATLOW#	4.7K ohm Pull up to VCC3_SB
GPI6/AGPBZ	AGPBZ	4.7K ohm Pull up to VCC3
GPI7/REQ5	GPI7	8.2K ohm Pull up to VCC3
GPI9/UDPWREN	UDPWR	10K ohm Pull down
GPI16/INTRUDER# (VBAT)	INTRUDER#	1M ohm Pull up to VBAT
GPI17/CPUMISS	CPUMISS	4.7K ohm Pull up to VCC3_SB
GPI18/AOLGP1/THRM#	THERM#	4.7K ohm Pull up to VCC3_SB
GPI19/APICCLK	APICCLK	APICCLK

USB		Port	DATA +/-	OC#
Rear	USB1	USB1- USB1+ USB0- USB0+	(OC#0~3)	
	LAN_USB1	USB2- USB2+ USB3- USB3+		
Front	JUSB2	USB4- USB4+ USB6- USB6+	(OC#4~7)	
	JUSB1	USB5- USB5+ USB7- USB7+		

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	DCLKA0/MDCLKA#0
		DCLKA1/MDCLKA#1
		DCLKA2/MDCLKA#2
DIMM 2	1010001B	DCLKA3/MDCLKA#3
		DCLKA4/MDCLKA#4
		DCLKA5/MDCLKA#5

PCI RESET DEVICE




Signals	Target
PCIRST#1	PCI slot 1-3
PCIRST#2	NB , Super I/O
PCIRST#3	LPC
HD_RST#	Primary, Scondary IDE


PCI Config.





DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK	CLK GEN PIN OUT
PCI Slot 1	PIRQ#A PIRQ#D PIRQ#C PIRQ#B	PCIREQ#0 PCIGNT#0	AD19	PCI_CLK1	1
PCI Slot 2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PCIREQ#1 PCIGNT#1	AD20	PCI_CLK2	2
PCI Slot 3	PIRQ#C PIRQ#D PIRQ#A PIRQ#B	PCIREQ#2 PCIGNT#2	AD21	PCI_CLK3	5





[8] HDBI#[0..3] << HDBI#[0..3]
[8] HA#[3..33] << HA#[3..33]
[28] VID#[0..7] << VID#[0..7]
[8] HREQ#[0..4] << HREQ#[0..4]
[8] HD#[0..63] << HD#[0..63]
[8] HRS#[0..2] << HRS#[0..2]

CPU SIGNAL BLOCK











PULL DOWN GND OR PULL UP +1.8VDDIMM

CLOSE TO DIMM


Test Point
(Place near their respective balls of NB)

NOTE: DQS/DQS# => OTHER:W:S:W:OTHER=15:10:5:10:15

MCLK0+/- as short as passable
MCLKIT = DCLKx + 2 "





Close to ball



NEAR DIMM




NEAR PM890











DIMM1 & 2 Terminations

[9,12] MAA[0:13] << MAA[0:13] [9,12] MD[0:63] << MD[0:63]





V_SM_VTT DECOUPLING CAPS




12V ==> 5.5A for x16 slot ,75 Watt
3.3V==> 3A
3.3Vaux==>375mA


VGA CONNECTOR




 MSI <small>Micro-Start International, Ltd.</small> <i>Link to the Future</i>		MICRO-START INT'L CO.,LTD.	
Title			
VGA Connector			
Size	Document Number		Rev
Custom	MS-7364-V0A-0207-G		3.1
Date:	Wednesday, February 07, 2007		
	Sheet	15	of 31



[20] AD[0..31] << AD[0..31]
[20] C_BE#[0..3] << C_BE#[0..3]



SB Pull up resistors VT8237 strapping



[10] VLAD0 << VLAD0 H26
 [10] VLAD1 << VLAD1 G26
 [10] VLAD2 << VLAD2 K26
 [10] VLAD3 << VLAD3 J23
 [10] VLAD4 << VLAD4 F26
 [10] VLAD5 << VLAD5 G25
 [10] VLAD6 << VLAD6 K22
 [10] VLAD7 << VLAD7 L24

[10] VBE0 << VBE0# G24
 [10] UPCMD << K23
 [10] DNCMD << K25
 [10] UPSTB << J26
 [10] UPSTB# << J24
 [10] DNSTB << H26
 [10] DNSTB# << H24

+2.5VSB << R228 4.7KR0402
 [11] VPAR << F24


LVREF_SB H22
 VCOMPP J22
 VCLK L22

[22,26] LAD0 << LAD0 AD8
 [22,26] LAD1 << LAD1 AE7
 [22,26] LAD2 << LAD2 AE7
 [22,26] LAD3 << LAD3 AD7




VCC3 << R330 4.7KR0402
 [22,26] -LFRAME << -LFRAME AF6
 [18,22] -LDRQ << -LDRQ AE6
 [27] PWRGD_SB << PWRGD AC5
 [27,29] RSMRST# << RSMRST# AD4

+3.3VBAT << +3.3VBAT AF4
 RTCX1 AE4
 RTCX2 AF3





C333 C10P50N
 Y4 32.768KHZ12.5P_D
 C344 C10P50N



JCLR1	
1-2	Normal
2-3	Clear CMOS



TXD resistor Close to SB
 RXD resistor Close to RTL8201





MSI
 Link to the Future
MICRO-START INT'L CO.,LTD.

Title: **VT8237-3(V-LINK,MII,CPU,RTC)**

Size: Document Number
 Custom: **MS-7364-V0A-0207-G**

Rev: **3.1**

Date: Wednesday, February 07, 2007 Sheet 19 of 31




Straps W83627THG



SOUTB	L:1K R466	24MHz	For CLKIN(pin 18)
	H:1K R465	48MHz	

Place Cap. as Close to
FWH< 350 mil


RTSA#	L: CFAD=2E *	H: CFAD=4E
SOUTA	L: KBC DISABLE *	H: KBC ENABLE
DTRA#	L: DISABLE Logical Device	H: ENABLE Logical Device

RTSA#	L: CFAD=2E *	H: CFAD=4E
GP50	L: TTL LEVEL	H: VRM10 LEVEL
SOUTA	L: KBC DISABLE *	H: KBC ENABLE
DTRA#	L: DISAB E SPI *	H: ENAB E SPI







AUDIO CODE REGULATORS




AUDIO CODE REGULATORS




For EMI



Intel Front Audio Connector




 MSI <i>A LEAD TO LEAD FUTURE</i> MICRO-START INT'L CO.,LTD.			
Title AC97 Realtek ALC655			
Size	Document Number		Rev
Custom	MS-7364-V0A-0207-G		3.1
Date:	Wednesday, February 07, 2007 Sheet		23 of 31

[18] PDD[0..15] >> PDD[0..15]

PRIMARY




IDE1 AND IDE2

SECONDARY




[18] PDD7


[18] PDCS_#1



PS2 KB/MS




EMI




Rear USB Connectors


43mOHM X 2 A= 86mV





Front USB Connectors





REAR PANEL USB CONNECTOR FOR USB PORT 0,1




FRONT PANEL USB CONNECTOR FOR USB PORT 4,6




FRONT PANEL USB CONNECTOR FOR USB PORT 5,7



Flash Rom



SERIAL PORT 2



The schematic diagram illustrates the electrical connections for the COM1 connector on the MSI Micro-Start Intel Core i3-2330M laptop. The diagram is divided into two main sections: the connector side (left) and the motherboard side (right).

Connector Side (Left):

- Power and Ground:**
 - +12V (Pin 6) is connected to the +12COM pin (C74).
 - 12V (Pin 7) is connected to the -12COM pin (C72).
 - Ground (Pin 8) is connected to the GND pin (C77).
- Signal Pins:**
 - RTSA# (Pin 9) is connected to the RTSA# pin (C70).
 - DTRA# (Pin 10) is connected to the DTRA# pin (C69).
 - SOUTA# (Pin 11) is connected to the SOUTA# pin (C67).

Motherboard Side (Right):

- Power and Ground:**
 - +12V (Pin 6) is connected to the +12COM pin (C74).
 - 12V (Pin 7) is connected to the -12COM pin (C72).
 - Ground (Pin 8) is connected to the GND pin (C77).
- Signal Pins:**
 - RTSA# (Pin 9) is connected to the RTSA# pin (C70).
 - DTRA# (Pin 10) is connected to the DTRA# pin (C69).
 - SOUTA# (Pin 11) is connected to the SOUTA# pin (C67).

The diagram also shows the connection of the COM1 connector to the motherboard (D7, BAS32L_LL34). It includes power pins (+12V, -12V), ground pins, and signal pins (RTSA#, DTRA#, SOUTA#).

Gate Trace 8 mils
Sense Trace 8 mils

3VSB MODE SELECT

3VSB MODE
3VSB LDEC#
SINGLE MOSFET
PULL HIGH
DUAL MOSFET
PULL LOW

VDIMM LINEAR OR PWM SELECT

VDIMM MODE
EXTRAM
LINEAR REGULATOR
PULL LOW
PWM REGULATOR
PULL HIGH

MOS	Rds(on)	Vds	Vgs	Id	Package	Qg
P07N03LV	25.0m	30V	20V	7A	SO-8	13
APM7313	28.0m	30V	20V	6A	SO-8	20
P3055LD	90.0m	25V	20V	12A	TO-252	20
P45N02LD	28.0m	25V	20V	45A	TO-252	30
P50N03LD	12.0m	27V	20V	50A	TO-252	50
NDS351	117m	30V	20V	2.5A	SOT-23	4
2N7002	7.5	60V	20V	115mA	SOT-23	4
PHKD6N02LT	20.0m	20V	12V	6A	SO-8	20


5V Dual Power

1.5V

+1.5VSUS

DDR VTT Power

2.5V_SB Power



MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

MS7 ACPI Controller		
Size	Document Number	Rev
Custom	MS-7364-V0A-0207-G	3.1
Date: Wednesday, February 07, 2007 Sheet 27 of 31		

Pin19 & C547
through 2 VIAs
short Layer2
to Layer3



ST L6703 3PHASE FOR VR11

- Modify power solution.
1. R(40,41,38) change to 1.54K ohm.
 2. R23 change to 12.1K ohm.
 3. R54 change to 1.91K ohm.
 4. Remove EC8.
 5. R22 change to 137K ohm.
 6. C21 change to 100pf.
 7. C23 change to 10pf.


BOTTOM PAD
CONNECT TO GND
Through 9 VIAs

MLCC (Place into CPU Socket Cavity)


OS-CON

SP-CAP


ATX CONNECTOR




Intel Front Panel




SPEAKER




CPU FAN




SYS FAN




HDD LED




PCB OTHER COMPONENT



FIDUCIALS



Manual Part



P80-073840A-Y34

P80-0725531-Y34, 元茂
P80-0725531-D05, 昆嶺




BAT1
BAT-BCR2032P-RH



BIOS1
PM49FL004T-33JCE-RH

EMI

original EMI caps




Reserved EMI caps on 2006/10/31, from V3.0 to V3.1

3.0 change to 3.1

- Page12 : 1). Connect SMBUS to DDR & PCI-express slot.
- Page14 : 1). Connect SMBUS to DDR & PCI-express slot.
- Page16 : 1). R258 short, change net name "MCLKIT" to MCLKIT_R between R258 and clock generator.Change R258 to 0 ohm.
2). Reserve a 0 ohm resistor between "FP_RST#" and "RESET_IN#/RESET#".
3). Swap RN47 pin6 & pin8 (NBHCLK & NBHCLK#)
4). Uninstall R303 & 299,49.9 ohm pull-lo resistors are build in clock generator.
5). Swap net "H_BSL1" & "H_BSL2".
6). Change net name "SYNC" to SYNC_NB. Because the net name "SYNC" as same as AC'97 net "SYNC"
- Page19 : 1). Reserved a EEPROM for LAN mac ID, reserved a pull-lo resistor on "MIIEEDI" to enable EEPROM.
- Page22 : 1). Add case open function.
2). Modify SPI power to VCC3.
3). Modify RN26 power to VCC5.
4). Reserved a cap for VREF.
5). Uninstall SPI flash rom, use LPC flash rom to boot up system.
- Page24 : 1). Swap IDE1 & IDE2 location.
- Page29 : 1). Uninstall system fan control function.
- Page30 : 1). Reserved EMI caps.
- Page28 : 1). Add a cooper to connect digital GND and analog GND, place near C25.
2). Modify output choke's footprint to CHK_PMC109_R60M_M1 and change choke value to 0.5uH.
3). Uninstall one lo-side MosFET to keep 6*MosFET per phase.

2006/11/23 MS-7255 version3.1 ECN modify

- Page22 : 1). Remove PLCC socket.
2). W83627DHC change to C version.
- Page16 : 1). Modify clock skew issue.
2). Remove SMBUS damping resistors.
- Page28 : 1). Modify power solution.

 MICRO-START INTL CO.,LTD.		
Title PCB Components & EMI & Manual Part		
Size B	Document Number MS-7364-V0A-0207-G	Rev 3.1
Date: Wednesday, February 07, 2007 Sheet 31 of 31		